Blog Arşivleri

hi everyone,

At my previous post i introduced my morse code project with fpga. Today you can examine the working princible of the project. It is in turkish but you can enable the subtitles of youtube video to english.

.
.
gökhan öztürk

best wishes

Reklamlar

Vhdl kategorisinde yayınlandı

5 Yorum

Etiketler: Altera, CODING, Embedded systems, Fpga, mors code, morse, morse code, programming, Quartus, Vhdl

Morse Code Application with Altera FPGA Board

Haz 3

Yazan: ozturkgokhan

Hi everyone,

it has been too long after my last post. Today i will make a morse code implementation with my project partner (besaltcizgi).

Morse code is a combinations of long and short signals. These signals can be like light, sound and etc. At our project we used both light (led) and sound (buzzer).

You can see my presentation video and after that post i wiil continue to share details and project codes.

best wishes

gökhan öztürk

Vhdl kategorisinde yayınlandı

Yorum yapın

Etiketler: Altera, CODING, DIY, Fpga, mors code, morse code, programming, Quartus, Vhdl

An Arithmetic Logic Unit (ALU) Design in VHDL

May 4

Yazan: ozturkgokhan

Hi Everyone,

At my this post i will try to build an arithmetic logic unit (ALU). ALU is a programmed or electronics circuit that makes user-defined arithmetic or logic tasks. I designed this ALU for my school homework.

My user-defined processes as at the given table.

An Arithmetic Logic Unit Processes

At the program, i have two times 3 bits long inputs (6 bits totally). When the inputs are given, we choose the operation by “sel” bits. Then operation will be processed. “Y” is my output, i took that output and send them to segment1 and segment2 outputs. These are for seven-segment display output. By the help of these segment you can see result

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.std_logic_unsigned.all;

entity ALU is

generic (width_data : integer :=4);

port(   a : in std_logic_vector  ( (width_data-2)  downto 0);
b : in std_logic_vector  ( (width_data-2)  downto 0);
sel : in std_logic_vector( (width_data-1)  downto 0);
y : inout std_logic_vector ( (2*width_data-1) downto 0);
segment1: out unsigned (6 downto 0);
segment2: out unsigned (6 downto 0)    );
end ALU;

architecture behavioral of ALU is
signal result : std_logic_vector((2*width_data-1) downto 0);
signal result1 : std_logic_vector((2*width_data-1) downto 0);
signal result2 : std_logic_vector((width_data-2) downto 0);

signal ax : std_logic_vector((2*width_data-1) downto 0):= "00000" & a ;
signal bx : std_logic_vector((2*width_data-1) downto 0):= "00000" & b;

begin

process (sel,a,b)
begin
case sel is
--sel(3) is 0
when "0000" => result <= ax ;
when "0001" => result <= ax + "001" ;
when "0010" => result <= ax - "001";
when "0011" => result <= bx;
when "0100" => result <= ax + bx;
when "0101" => result <= ax - bx;
when "0110" => result <= "00" & (a * b);
when "0111" => result <= "00000000";
--sel(3) is 1
when "1000" => result2 <= not a ;
when "1001" => result2 <= not b;
when "1010" => result2 <= a and b;
when "1011" => result2 <= a or b;
when "1100" => result2 <= a nand b;
when "1101" => result2 <= a nor b;
when "1110" => result2 <= a xor b;
when "1111" => result2 <= a xnor b;
end case;
end process;
result1 <= "00000" & result2;
y <= result when (sel(3)='0') else result1;

process(y)
begin
case y(3 downto 0) is
when "0000" => segment1 <= "1000000";
when "0001" => segment1 <= "1001111";
when "0010" => segment1 <= "0100100";
when "0011" => segment1 <= "0110000";
when "0100" => segment1 <= "0011001";
when "0101" => segment1 <= "0100100";
when "0110" => segment1 <= "0000010";
when "0111" => segment1 <= "0111000";
when "1000" => segment1 <= "0000000";
when "1001" => segment1 <= "0011000";
when "1010" => segment1 <= "0100000";
when "1011" => segment1 <= "0000011";
when "1100" => segment1 <= "1000110";
when "1101" => segment1 <= "0100001";
when "1110" => segment1 <= "0000110";
when others => segment1 <= "0001110";
end case;

case y(7 downto 4) is
when "0000" => segment2 <= "1000000";
when "0001" => segment2 <= "1001111";
when "0010" => segment2 <= "0100100";
when "0011" => segment2 <= "0110000";
when "0100" => segment2 <= "0011001";
when "0101" => segment2 <= "0100100";
when "0110" => segment2 <= "0000010";
when "0111" => segment2 <= "0111000";
when "1000" => segment2 <= "0000000";
when "1001" => segment2 <= "0011000";
when "1010" => segment2 <= "0100000";
when "1011" => segment2 <= "0000011";
when "1100" => segment2 <= "1000110";
when "1101" => segment2 <= "0100001";
when "1110" => segment2 <= "0000110";
when others => segment2 <= "0001110";
end case;

end process;
end behavioral;
--ozturkgokhan.com

Best wishes,

gökhan öztürk

Vhdl kategorisinde yayınlandı

Yorum yapın

Etiketler: Altera, ALU, arithmetic logic unit, CODING, DIY, Electronics, Fpga, programming, Project, Quartus, Vhdl

Sequence Detector in Vhdl

Mar 30

Yazan: ozturkgokhan

Hi,
As the improved version of my last post, Sequential Detector has states. 
Difference of this one is it has output called  as "q". The states goes 
through zero to three. When the input is "1" and clock comes three times
it reaches the state 'three' then it makes the output as "1". If the input
still "1" when new clocks arise, output keeps as same. After that if we 
change the input "d" from "1" to "0" state changes to "zero" and output 
become "0". You can see the pattern at below.

Sequence Pattern


library ieee;
use ieee.std_logic_1164.all;
entity string_detector is
    port
    (
        clk         : in    std_logic;
        d          : in    std_logic;
        rst        : in    std_logic;
        q           : out std_logic:='0');
end entity;

architecture behavioral of string_detector is

    type state_type is (zero, one, two, three);
    signal state : state_type;

begin

    process (clk)
    begin

    if (rising_edge(clk)) then
        if rst = '1' then
            state <= zero;
                    q <= '0'; 
        else

            case state is

                when zero=>
                    if d = '0' then
                        state <= zero;
                    elsif d='1' then
                        state <= one;
                    end if;

                when one=>
                    if d = '0' then
                        state <= zero;
                    elsif d='1' then
                        state <= two;
                    end if;

                when two=>
                    if d = '0' then
                        state <= zero;
                    elsif d='1' then
                        state <= three;
                             q <= '1';
                    end if;

                when three=>
                    if d = '0' then
                        state <= zero;
                                q <= '0';
                    elsif d='1' then
                        state <= three;
                    end if;

            end case;

        end if;
        end if;
    end process;

end behavioral;
--ozturkgokhan.com

Modelsim Output
best wishes
gökhan öztürk

Vhdl kategorisinde yayınlandı

Yorum yapın

Etiketler: Altera, DIY, Fpga, Modelsim, Quartus, Vhdl

ozturkgokhan

gökhan öztürk

Blog Arşivleri

Morse Code Application with Altera FPGA Board -2-

Morse Code Application with Altera FPGA Board

An Arithmetic Logic Unit (ALU) Design in VHDL

Sequence Detector in Vhdl

IEEE Spectrum